SIGNAL AND POWER INTEGRITY OF HIGH-SPEED PRINTED CIRCUIT BOARDS
(Seminars)
- Language: ENGLISH
- Campus: AULA VIRTUALE, MILANO CITTÀ STUDI
- Enrollment: 29-04-2024to hour 12:00 on
10-05-2024 - Subject area: Tools|Tech and society
Application completed, activity in evaluation
Rate this course
Unrate this course
Do you want this course to be offered again?4 people have already voted
- Teacher in charge
- GRASSI FLAVIA
- Credits
- 2
- Hours to attend
- 20
- Prerequisites
Mandatory: Circuit Theory
Suggested but not mandatory: Electromagnetic Compatibility and Electromagnetic Fields- Max. number of students
- 100
- Selection Criteria
- None
- Topics:
- PCB design, Signal Integrity, electromagnetic compatibility, electromagnetic simulation
- Tag
- Engineering, Information technologies
Description of the initiative
Design and analysis of interconnects in high-speed electronic systems; understanding of high-speed signal propagation and signal and power integrity concepts; electromagnetic simulation tools and experimental techniques.
- Introduction of signal and power integrity issues for the design of high-speed interconnects. Activity: lectures.
- Keysight Technologies: Presentation of electromagnetic and signal integrity simulation with Keysight EDA tools. Interactive sessions aimed at guiding the students through the solution of canonical problems via circuit and electromagnetic solvers. Activity: simulation.
- SECO Embedded Creators: Presentation of design issues of a computer on a board; experimental demonstration with debugging of signal integrity failures in a practical use case (udoo project). Activity: measurement and simulation. Ansys: Presentation of electromagnetic and signal integrity simulation with HFSS e Slwave tools. Interactive sessions aimed at guiding the students through the solution of canonical problems via circuit and electromagnetic solvers. Main activity: Numerical simulations
- STMicroelectronics: Presentation of design issues of packages; introduction of electromagnetic simulation as a tool to optimize package design; Simulation of real test cases.
Duration
dal May 2024 a May 2024
Calendar
16 Maggio (8:15-11:15); 22 Maggio (8:15-11:15); 23 Maggio (8:15-11:15); 29 Maggio (8:15-11:15); 30 Maggio (8:15-11:15 & 12:15-15:15); 31 Maggio (8:15-10:15). Nota: Le date del 16 e 22 Maggio potrebbero subire modifiche.