Work with usPolitecnico di MilanoPolitecnico di Milano
  1. Home
  2. Programmes
  3. Innovative teaching
  4. Course Detail

INTRODUCTION TO DIGITAL DESIGN ON FPGAS WITH VHDL

(Informatic laboratory, Frontal teaching)

  • Language: ENGLISH, ITALIAN
  • Campus: AULA VIRTUALE, MILANO CITTÀ STUDI
  • Enrollment: 29-09-2022to hour 12:00 on
    11-10-2022
  • Subject area: Tools|Tech and society
Application completed, activity in evaluation
Unrate this course
Teacher in charge
SANTAMBROGIO MARCO DOMENICO
Credits
2
Hours to attend
22
Max. number of students
50
Topics:
FPGA, VHDL, digital design
Tag
Computer science, Engineering

Description of the initiative

The course aims to provide the basic concepts for logic design on reconfigurable systems (FPGAs) using the VHDL hardware description language. Through the course, it will be possible to see how the main base components in digital design are implemented through practical examples. After introducing the VHDL language, the course presents combinatorial and sequential circuits, showing their differences. The course then shows how to build a finite state machine to create more complex control flows. Finally, the course provides an example of a simple processor that shows the parts related to the data processing (datapath) and those related to the control tasks. The final course lesson introduces how to test the digital circuit and verify its functionality. The main topics of the course are:
  • Introduction to the VHDL language
  • Combinatorial circuits vs. sequential circuits
  • LUT vs. BRAM
  • Finite state machines (Mealy vs. Moore)
  • Datapath and control (with examples of a small processor)
  • Testing
 The course evaluation is on project delivery based on the topics seen during the course.

Duration

dal October 2022 a December 2022

Calendar

  • 17 , Ottobre, 18-20 (in condivisione con FPGA101) - Aula PT1, Ed. 20 - Piano Terra
  • 20 , Ottobre, 18-20 (in condivisione con FPGA101) - Aula PT1, Ed. 20 - Piano Terra
  • 24 , Ottobre, 18-20 (in condivisione con FPGA101) - Beta, Ed. 24 - Piano Terra
  • 27, Ottobre, 18-20 (in condivisione con FPGA101) - Aula PT1, Ed. 20 - Piano Terra
  • 3, Novembre, 18-20 – Aula: PT1 Ed. 20 - Piano Terra
  • 10, Novembre, 18-20 – Aula: 2A II piano
  • 14, Novembre, 18-20 – Aula: Beta Ed. 24 - Piano Terra
  • 17, Novembre, 18-20 – Sala Seminari Nicola Schiavoni - Ed. 20 Piano Terra
  • 24, Novembre, 18-19 – Sala Seminari Nicola Schiavoni - Ed. 20 Piano Terra
  • 1, Dicembre, 18-19 – Aula: 2A II piano - Ed. 20 
  • 15, Dicembre, 18-19 – Aula: 2A II piano - Ed. 20 
Back to previous page